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Electronic Switch Arrays for Managing Microbattery Arrays
Array circuitry is dynamically configured to optimize performance and disconnect defective
elements.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Integrated circuits have been in-
vented for managing the charging and
discharging of such advanced miniature
energy-storage devices as planar arrays
of microscopic energy-storage elements
[typically, microscopic electrochemical
cells (microbatteries) or microcapaci-
tors]. The architecture of these circuits
enables implementation of the following
energy-management options: 
• Dynamic configuration of the ele-
ments of an array into a series or paral-
lel combination of banks (subarrays),
each array comprising a series or paral-
lel combination of elements;
• Direct addressing of individual banks
for charging and/or discharging; and
• Disconnection of defective elements
and corresponding reconfiguration of
the rest of the array to utilize the re-
maining functional elements to obtain
the desired voltage and current per-
formance.
One of the reasons for fabricating mi-
crobattery and microcapacitor arrays is
that the array form affords partial immu-
nity to defects in individual energy-stor-
age elements. Defective energy-storage
elements act as loads on the functional
ones, thereby reducing the capacity of
an overall array. By enabling the discon-
nection of defective elements and recon-
figuration of the rest of the array, the
present invention offers practical means
to realize this partial immunity. In addi-
tion, the invention provides for interro-
gating individual cells and banks in the
array and charging them at the current-
vs.-time or voltage-vs.-time characteris-
tics needed for maximizing the life of
the array.
An integrated circuit according to the
invention consists partly of a planar
array of field-effect transistors that func-
tion as switches for routing electric
power among the energy-storage ele-
ments, the power source, and the load
(see figure). To connect the energy-stor-
age elements to the power source for
charging, a specific subset of switches is
closed; to connect the energy-storage el-
ements to the load for discharging, a dif-
ferent specific set of switches is closed.
Also included in the integrated cir-
cuit, but omitted from the figure for
the sake of simplicity, is circuitry for
monitoring and controlling charging
and discharging. The control and mon-
itoring circuitry, the switching transis-
tors, and interconnecting metal lines
are laid out on the integrated-circuit
chip in a pattern that registers with the
array of energy-storage elements. There
is a design option to either (1) fabricate
the energy-storage elements in the cor-
Two Energy-Storage Elements can be connected, individually or together in series or parallel, to the
power source or the load by closing or opening the appropriate subset of switching transistors. This
example has been greatly oversimplified for the sake of illustrating the basic principle; a typical prac-
tical circuit would contain many more energy-storage elements and switches.
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or lower trip-curve values to protect cir-
cuits during initial testing, and to set a
default higher trip current during subse-
quent pre-launch and launch operations.
In the open state of the circuit
breaker, one of the circuit-testing sub-
systems could obtain electrical-resist-
ance readings on the load side as indi-
cations of whether faults are present,
prior to switching the circuit breaker
closed. Should a fault be detected, an-
other circuit-testing subsystem could
perform time-domain reflectometry,
which would be helpful in locating the
fault. On the power-line side, still an-
other circuit-testing subsystem could
take a voltage reading, as an indication
of whether the proper voltage is pres-
ent, prior to switching the circuit
breaker closed.
The system would be contained in a
housing, with input, output, and
data/control connectors on the rear
surface. All monitoring, control, and
programming functions would ordinar-
ily be performed from a remote con-
sole. On the front surface, there would
be a push-button switch for optionally
locally setting the circuit breaker in the
open or closed state, plus a lamp that
would provide a local visual indication
of whether the circuit breaker was in the
open (initially set), closed, or open
(tripped) state.
The aforementioned monitoring, test-
ing, state-setting, and trip-current-set-
ting functions would be effected by cir-
cuitry on an integrated-circuit card
inside the housing. Also on the card
would be (1) input and output circuitry
for remote monitoring and control and
(2) a tag random-access memory as an
electronic means of identifying the sys-
tem by serial number, location, a refer-
ence designation, and operational char-
acteristics.
This work was done by Terry Greenfield of
ASRC Aerospace Corp. for Kennedy Space
Center. For further information, contact the
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responding locations on, and as an inte-
gral part of, this integrated circuit; or
(2) following a flip-chip approach, fab-
ricate the array of energy-storage ele-
ments on a separate integrated-circuit
chip and then align and bond the two
chips together.
This work was done by Mohammad Mojar-
radi, Mahmoud Alahmad, Vinesh Sukumar,
Fadi Zghoul, Kevin Buck, Herbert Hess,
Harry Li, and David Cox of Caltech for
NASA’s Jet Propulsion Laboratory. Further in-
formation is contained in a TSP (see page 1).
In accordance with Public Law 96-517,
the contractor has elected to retain title to this
invention. Inquiries concerning rights for its
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Innovative Technology Assets Management
JPL
Mail Stop 202-233
4800 Oak Grove Drive
Pasadena, CA 91109-8099
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Refer to NPO-43318, volume and number of
this NASA Tech Briefs issue, and the page
number. 
Several improved designs for comple-
mentary metal oxide/semi conductor
(CMOS) integrated-circuit image detec-
tors have been developed, primarily to
reduce dark currents (leakage currents)
and secondarily to increase responses to
blue light and increase signal-handling
capacities, relative to those of prior
CMOS imagers. The main conclusion
that can be drawn from a study of the
causes of dark currents in prior CMOS
imagers is that dark currents could be
reduced by relocating p/n junctions
away from Si/SiO2 interfaces. In addi-
tion to reflecting this conclusion, the im-
proved designs include several other fea-
tures to counteract dark-current
mechanisms and enhance performance.
The left half of the figure illustrates
two of the improved designs, in which p-
doped implants are added, variously, un-
derneath and/or at the edges of the
field oxide regions. These implants hold
the Si/SiO2 interfaces in thermal equi-
librium and prevent generation of dark
current at the interfaces. In covering the
field oxide, the p implants separate the
p/n junctions from the Si/SiO2 inter-
faces, so that the interfacial component
of the dark current (which is the major
component) is greatly reduced.
Beyond a certain electric strength,
the leakage current depends very
strongly on the strength of the electric
field. In order to reduce electric fields
in the reverse-biased junctions, the p
wells are separated from the n wells. A
double n well in each pixel is preferred,
both for increased photocarrier-collec-
tion efficiency and for tailoring the
doping so that the electric field in the
transition region between p+-to-n-well
region is low.
For electrical connections to the pho-
todiodes, which also act as the sources of
reset field-effect transistors, n+ implants
are necessary. Unfortunately, the p+/n+
junctions heretofore associated with
such implants are undesirable because
they contain high electric fields, which
give rise to significant tunneling cur-
rents, which, in turn, are components of
dark currents. In these designs, p-im-
plants are added at the surfaces to tailor
the doping from p+ accumulation layers
to n+ source layers, thereby reducing
tunneling currents.
Two of the improved designs illus-
trated in the right half of the figure fol-
low an alternative approach to tailoring
Lower-Dark-Current, Higher-Blue-Response CMOS Imagers 
Semiconductor junctions are relocated away from Si/SiO2 interfaces. 
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These Cross Sections of a Pixel in a CMOS imager represent four designs that provide for reduction of dark currents in different ways.
